

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/804,852	03/19/2004	Lauri Paatero	915-008.022	7439	
	7590 04/23/2007 OLA VAN DER SLUY	EXAMINER			
ADOLPHSON	, LLP	NALVEN, ANDREW L			
BRADFORD GREEN, BUILDING 5 755 MAIN STREET, P O BOX 224			ART UNIT	PAPER NUMBER	
MONROE, CT	-	2134			
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MO	NTHS	04/23/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)		
		10/804,852	PAATERO, LAURI		
	Office Action Summary	Examiner	Art Unit		
		Andrew L. Nalven	2134		
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet w	vith the correspondence addres	ss	
A SH WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP CHEVER IS LONGER, FROM THE MAILING Insions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a nd will apply and will expire SIX (6) MO ute, cause the application to become A	ICATION. In reply be timely filed INTHS from the mailing date of this commuNABANDONED (35 U.S.C. § 133).		
Status					
2a) 🗌	Responsive to communication(s) filed on 19 This action is FINAL. 2b)⊠ The Since this application is in condition for allow closed in accordance with the practice under	nis action is non-final. vance except for formal ma	•	erits is	
Dispositi	on of Claims				
5)□ 6)⊠ 7)□	Claim(s) 1-14 is/are pending in the application 4a) Of the above claim(s) is/are withdred claim(s) is/are allowed. Claim(s) 1-14 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from consideration.			
Applicati	on Papers				
10)⊠	The specification is objected to by the Examination The drawing(s) filed on 19 March 2004 is/are. Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the I	: a) ☐ accepted or b) ☑ ol ne drawing(s) be held in abeya ection is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1	• •	
Priority ι	ınder 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
2) Notice 3) Information	t(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) tr No(s)/Mail Date	Paper No	Summary (PTO-413) o(s)/Mail Date Informal Patent Application		

Art Unit: 2134

DETAILED ACTION

1. Claims 1-14 are pending.

Drawings

2. New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application because the provided drawings fail to provide labels for the provided elements. As a result, the drawings are difficult to comprehend.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1-14 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The cited claims require an accelerator for accelerating data processing operations; however, the claims provide no indication of what type of acceleration is realized nor of how the acceleration is realized.

Claim Rejections - 35 USC § 102

Art Unit: 2134

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1-2, 5, 11-13 are rejected under 35 U.S.C. 102(e) as being anticipated by Grohoski et al US PGPub 2004/0225885.
- 5. With regards to claims 1 and 11-12, Grohoski teaches an electronic device in which acceleration of data processing operations is provided, which device comprises a secure execution environment to which access is restricted and which device further comprises (Grohoski, paragraph 0056, higher speed encryption and decryption processes, paragraph 0106, access is controlled to the crypto processor), an accelerator for accelerating data processing operations, which acceleration arranged with (Grohoski, paragraph 0056, higher speed encryption and decryption processes) a first logical interface over which data to be processed is provided (Grohoski, paragraphs 0061-0062, transfers crypto packet), a secure second logical interface over which cryptographic keys employed in the operation of processing data is provided (Grohoski, paragraph 0062, paragraph 0052, control queue, paragraphs 0056-0057, sharing access to registers and memory access units provides a secure connection, paragraph 0106, controlled access to secure registers).

Application/Control Number: 10/804,852 Page 4

Art Unit: 2134

6. With regards to claims 2 and 13, Grohoski teaches the acceleration arranged such that the first logical interface and the secure second logical interface share a same physical interface (Grohoski, paragraphs 0102-0103, access using the interface include both keys and source data).

- 7. With regards to claim 5, Grohoski teaches the accelerator is arranged such that the first logical interface and the secure second logical interface are provided via respective physical interfaces (Grohoski, Figure 2 Items 215 and 210).
- 8. Claims 3-4, 6-9, and 14 are rejected under 35 U.S.C. 102(e) as being unpatentable over Grohoski et al US PGPub 2004/0225885 in view of Aaro et al US Patent No. 6,662,020.
- 9. With regards to claims 3 and 14, Grohoski fails to teach a configuration register arranged to indicate to the accelerator whether secure mode or normal mode is set by the processor arranged in the device. However, Aaro teaches a configuration register arranged to indicate to the accelerator whether secure mode or normal mode is set by the processor arranged in the device (Aaro, column 4 lines 55-61, column 3 lines 30-67). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize Aaro's method of providing secure operation modes for a processor because it offers the advantage of helping provide safe and secure sensitive transactions by providing an increased level of security (Aaro, column 1 lines 51-57).

Art Unit: 2134

10. With regards to claim 4, Grohoski as modified teaches the configuration register is further arranged such that is may be set in one of a plurality of possible encryption modes, the accelerator being arranged to operate in the encryption mode set in the register (Grohoski, paragraph 0116, encryption type field).

Page 5

- 11. With regards to claim 6, Grohoski fails to teach the first logical interface of the accelerator is arranged such that it is accessible by any application while the secure second logical interface of the accelerator is arranged such that it is accessible by protected applications only. However, Aaro teaches the first logical interface of the accelerator is arranged such that it is accessible by any application while the secure second logical interface of the accelerator is arranged such that it is accessible by protected applications only (Aaro, column 4 lines 55-61, only secure applications can access secure memory with keys, column 4 lines 23-40, all applications can access encryption using WAP or GPRS). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize Aaro's method of securing an interface because it offers the advantage of helping provide safe and secure sensitive transactions by providing an increased level of security (Aaro, column 1 lines 51-57).
- 12. With regards to claim 7, Grohoski as modified teaches protected applications prevent other applications from accessing the accelerator (Grohoski, paragraph 0106).
- 13. With regards to claim 8, Grohoski as modified teaches protected applications are applications which are allowed to execute in the secure execution environment (Aaro, column 4 lines 55-61).

Art Unit: 2134

14. With regards to claim 9, Grohoski teaches storage circuitry arranged with at least one storage area in which protected data relating to device security is located (Grohoski, paragraph 0106). Grohoski fails to teach a processor with separate operating modes and different memory access restrictions. However, Aaro teaches a processor arranged such that is may be set in one of at least two separate operating modes (Aaro, column 4 lines 55-61, column 3 lines 30-67) and the device further arranged such that the processor is given access to said storage area when a normal processor operating mode is set (Aaro, column 4 lines 55-61) and the processor is denied access to said storage area when a normal processor operating mode is set (Aaro, column 4 lines 55-61) and the processor is capable of accessing the secure second logical interface of the accelerator when the secure processor operating mode is set (Aaro, column 4 lines 55-61, only secure applications can access secure memory with keys, column 4 lines 23-40, all applications can access encryption using WAP or GPRS). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize Aaro's method of securing an interface because it offers the advantage of helping provide safe and secure sensitive transactions by providing an increased level of security (Aaro, column 1 lines 51-57).

Page 6

15. Claim 10 is rejected under 35 U.S.C. 102(e) as being unpatentable over Grohoski et al US PGPub 2004/0225885 and Aaro et al US Patent No. 6,662,020, as applied to claim 9 above, and in further view of Srinivasan et al US PGPub 2004/0158742.

Application/Control Number: 10/804,852 Page 7

Art Unit: 2134

16. With regards to claim 10, Grohoski as modified fails to teach the protected applications controlling the processor operation mode. However, Srinivasan teaches the protected applications controlling the processor operation mode (Srinivasan, paragraph 0010). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize Srinivasan's method of setting secure mode because it offers the advantage of helping allow an application to enforce authorization requirements and rights requirements for restricted content (Srinivasan, paragraph 0007).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew L. Nalven whose telephone number is 571 272 3839. The examiner can normally be reached on Monday - Thursday 8-6, Alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kambiz Zand can be reached on 571 272 3811. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Andrew Nalven

of motor